Ernst R, Griess M, Strehl K, Teich J, Thiele L, Ziegenbein D (2001)
Publication Type: Journal article
Publication year: 2001
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Pages Range: 524-544
Journal Issue: Vol. 9, No. 4
DOI: 10.1109/92.931229
In this paper, an internal design model called FunState (functions driven by state machines) is presented that enables the representation of different types of system components and scheduling mechanisms using a mixture of functional programming and state machines. It is shown how properties relevant for scheduling and verification of specification models such as Boolean dataflow, cyclostatic dataflow, synchronous dataflow, marked graphs, and communicating state machines as well as Petri nets can be represented in the FunState model of computation. Examples of methods suited for FunState are described, such as scheduling and verification. They are based on the representation of the model's state transitions in the form of a periodic graph. The feasibility of the novel approach is shown with an asynchronous transfer mode switch example.
APA:
Ernst, R., Griess, M., Strehl, K., Teich, J., Thiele, L., & Ziegenbein, D. (2001). FunState - An Internal Design Representation for Codesign. IEEE Transactions on Very Large Scale Integration (Vlsi) Systems, Vol. 9, No. 4, 524-544. https://doi.org/10.1109/92.931229
MLA:
Ernst, Rolf, et al. "FunState - An Internal Design Representation for Codesign." IEEE Transactions on Very Large Scale Integration (Vlsi) Systems Vol. 9, No. 4 (2001): 524-544.
BibTeX: Download