Hannig F, Kupriyanov O, Teich J (2004)
Publication Type: Conference contribution
Publication year: 2004
Conference Proceedings Title: Proceedings of the Workshop on Compilers and Tools for Constrained Embedded Systems (CTCES 2004)
Event location: Washington, DC
APA:
Hannig, F., Kupriyanov, O., & Teich, J. (2004). Automatic and Optimized Generation of Compiled High-Speed RTL Simulators. In Proceedings of the Workshop on Compilers and Tools for Constrained Embedded Systems (CTCES 2004). Washington, DC, US.
MLA:
Hannig, Frank, Olexiy Kupriyanov, and Jürgen Teich. "Automatic and Optimized Generation of Compiled High-Speed RTL Simulators." Proceedings of the Workshop on Compilers and Tools for Constrained Embedded Systems (CTCES 2004), Washington, DC 2004.
BibTeX: Download