John Reuben Prabahar

Picture of John Reuben Prabahar
Scopus Author ID:

552704777

Orcid ID:

0000-0002-7891-4975

List of publications:

BibTeX-Download


Lehrstuhl für Informatik 3 (Rechnerarchitektur)
close-button

Types of publications

Journal article
Book chapter / Article in edited volumes
Authored book
Translation
Thesis
Edited Volume
Conference contribution
Other publication type
Unpublished / Preprint

Publication year

From
To

Abstract

Journal

Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates (2021) Reuben JR, Pechmann S Journal article Direct state transfer in MLC based memristive ReRAM devices for ternary computing (2020) Fey D, Reuben JR Conference contribution Rediscovering majority logic in the post-CMOS era: A perspective from in-memory computing (2020) Reuben JR Journal article A parallel-friendly majority gate to accelerate in-memory computation (2020) Reuben JR, Pechmann S Conference contribution Binary addition in resistance switching memory array by sensing majority (2020) Reuben JR Journal article Incorporating Variability of Resistive RAM in Circuit Simulations Using the Stanford-PKU Model (2020) Reuben JR, Biglari M, Fey D Journal article mMPU—A Real Processing-in-Memory Architecture to Combat the von Neumann Bottleneck (2020) Talati N, Ben-Hur R, Wald N, Haj-Ali A, Prabahar JR, Kvatinsky S Book chapter / Article in edited volumes A Time-based Sensing Scheme for Multi-level Cell (MLC) Resistive RAM (2019) Reuben JR, Fey D Conference contribution A modeling methodology for resistive RAM based on stanford-PKU model with extended multilevel capability (2019) Reuben JR, Fey D, Wenger C Journal article
‹ 1 2 ›