FAU.de
Deutsch
Login
Home
Publications
Research Grants
Inventions & Patents
Awards
Additional Research Activities
Faculties & Institutions
Research Areas
John Reuben Prabahar
Scopus Author ID:
552704777
Orcid ID:
0000-0002-7891-4975
List of publications:
BibTeX-Download
Lehrstuhl für Informatik 3 (Rechnerarchitektur)
Project Memberships
(1)
Publications
(18)
Types of publications
Toggle all
Journal article
Journal article
Book chapter / Article in edited volumes
Book chapter / Article in edited volumes
Authored book
Authored book
Translation
Translation
Thesis
Thesis
Edited Volume
Edited Volume
Conference contribution
Conference contribution
Other publication type
Other publication type
Unpublished / Preprint
Unpublished / Preprint
Publication year
From
To
Abstract
Journal
Filters (inactive)
A Low-Power Ternary Adder Using Ferroelectric Tunnel Junctions (2023)
Reuben JR, Fey D, Lancaster S, Slesazeck S
Journal article
A Reference-less Sense Amplifier to Sense pA Currents in Ferroelectric Tunnel Junction Memories (2023)
Reuben JR, Fey D, Slesazeck S
Conference contribution
Majority Logic Based In-Memory Comparator (2022)
Lakshmi V, Prabahar JR, Pudi V
Conference contribution
Inner Product Computation In-Memory Using Distributed Arithmetic (2022)
Lakshmi V, Pudi V, Reuben JR
Journal article
Design of in-memory parallel-prefix adders (2021)
Reuben JR
Journal article
Carry-free Addition in Resistive RAM Array: n-bit Addition in 22 Memory Cycles (2021)
Prabahar JR, Fey D
Conference contribution
Toward Reliable Compact Modeling of Multilevel 1T-1R RRAM Devices for Neuromorphic Systems (2021)
Perez-Bosch Quesada E, Romero-Zaliz R, Perez E, Kalishettyhalli Mahadevaiah M, Reuben JR, Schubert MA, Jimenez-Molinos F, et al.
Journal article
Comparative study of usefulness of FeFET, FTJ and ReRAM technology for ternary arithmetic (2021)
Fey D, Reuben JR, Slesazeck S
Conference contribution
A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic (2021)
Lakshmi V, Reuben JR, Pudi V
Journal article
Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority Gates (2021)
Reuben JR, Pechmann S
Journal article
‹
1
2
›