Toward Efficient System-on-Module for Design-Space Exploration of Analog Spiking Neural Networks (2024) El-Masry M, Werner T, Zjajo A, Weigel R Journal article Differentiable Cost Model for Neural-Network Accelerator Regarding Memory Hierarchy (2024) Conrad J, Wilhelmstatter S, Asthana R, Belagiannis V, Ortmanns M Journal article In-Memory Implementation of an Approximate Adder With Reduced Latency and Error (2024) Lakshmi V, Pudi V, Reuben JR Journal article Inner Product Computation In-Memory Using Distributed Arithmetic (2022) Lakshmi V, Pudi V, Reuben JR Journal article A Novel In-Memory Wallace Tree Multiplier Architecture Using Majority Logic (2021) Lakshmi V, Reuben JR, Pudi V Journal article Analytical Equivalent Circuit Extraction Procedure for Broadband Scalable Modeling of Three-Port Center-Tapped Symmetric On-Chip Inductors (2019) Issakov V, Kehl-Waas S, Breun S Journal article A 128 kb 7T SRAM Using a Single-Cycle Boosting Mechanism in 28-nm FD-SOI (2018) Mohammadi B, Andersson O, Nguyen J, Ciampolini L, Cathelin A, Rodrigues JN Journal article Ultra low voltage synthesizable memories: A trade-off discussion in 65 nm CMOS (2016) Andersson O, Mohammadi B, Meinerzhagen P, Burg A, Rodrigues JN Journal article